Read more about the article Silicon Line Introduces the World’s Most Power Efficient PHY Layer ICs for Optical Links in Mobile and Consumer Products at FOE 2011
Abstract honeycomb background. 3D illustration

Silicon Line Introduces the World’s Most Power Efficient PHY Layer ICs for Optical Links in Mobile and Consumer Products at FOE 2011

February 17, 2011 – Silicon Line GmbH, a provider of ultra-low power analog ICs, is exhibiting at the Fiber Optics Expo 2011, held from April 13th to April 15th at Tokyo Big…

Continue ReadingSilicon Line Introduces the World’s Most Power Efficient PHY Layer ICs for Optical Links in Mobile and Consumer Products at FOE 2011
Read more about the article Silicon Line GmbH announced that it has joined the Mobile Industry Processor Interface (MIPI®) Alliance as a contributing member.
Abstract honeycomb background. 3D illustration

Silicon Line GmbH announced that it has joined the Mobile Industry Processor Interface (MIPI®) Alliance as a contributing member.

January 27, 2010 – Silicon Line GmbH, a fabless semiconductor company and leading provider of ultra-low power analog ICs, today announced that it has joined the Mobile Industry Processor Interface (MIPI®) Alliance…

Continue ReadingSilicon Line GmbH announced that it has joined the Mobile Industry Processor Interface (MIPI®) Alliance as a contributing member.
Read more about the article Silicon Line pushes its world-record 10 mW ultra-low power PHY-Layer IC set to 3 Gbps
Abstract honeycomb background. 3D illustration

Silicon Line pushes its world-record 10 mW ultra-low power PHY-Layer IC set to 3 Gbps

October 28, 2009 – Silicon Line GmbH, a provider of ultra-low power analog ICs, today announced that it has extended the data rate range of its world record setting physical layer IC…

Continue ReadingSilicon Line pushes its world-record 10 mW ultra-low power PHY-Layer IC set to 3 Gbps
Read more about the article Silicon Line extends its ultra-low power technology with world-record setting SerDes IC
Abstract honeycomb background. 3D illustration

Silicon Line extends its ultra-low power technology with world-record setting SerDes IC

April 27, 2009 – Silicon Line introduces a 2.3 Gbps SerDes-IC for video or arbitrary data transport in mobile electronic devices, consuming less than 4 mW at maximum clock rate Clamshell02Silicon Line…

Continue ReadingSilicon Line extends its ultra-low power technology with world-record setting SerDes IC